Aguarde...
 

ASIC/SOC FUNCTIONAL DESIGN VERIFICATION


de: R$ 498,01

por: 

R$ 448,29preço +cultura

em até 10x de R$ 44,83 sem juros no cartão, ver mais opções

Produto disponível no mesmo dia no aplicativo Kobo, após a confirmação  do pagamento!

Sinopse

This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon.  The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail.  He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.

Detalhes do Produto

    • Ano de Edição: 2017
    • Ano:  2017
    • País de Produção: Canada
    • Código de Barras:  2001112716337
    • ISBN:  9783319594187

Avaliação dos Consumidores

ROLAR PARA O TOPO